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Analytical Evaluation of Via-Plate Capacitance for
Multilayer Printed Circuit Boards and Packages
Yaojiang Zhang, Member, IEEE, Jun Fan, Senior Member, IEEE,
Giuseppe Selli, Member, IEEE, Matteo Cocchini, and Francesco de Paulis
Abstract—The via-plate capacitance for a via transition to a
multilayer printed circuit board is evaluated analytically in terms
of higher order parallel-plate modes. The Green’s function in a
bounded coaxial cavity for a concentric magnetic ring current is
first derived by introducing reflection coefficients for cylindrical
waves at the inner and outer cavity walls. These walls can be per-
fect electric conductor (PEC)/perfect magnetic conductor (PMC)
or a nonreflective perfectly matched layer. By further assuming
a magnetic frill current on the via-hole in the metal plate, an
analytical formula is derived for the via barrel-plate capacitance
by summing the higher order modes in the bounded coaxial cavity.
The convergence of the formula with the number of modes, as
well as with the radius of the outer PEC/PMC wall is discussed.
The analytical formula is validated by both quasi-static numerical
methods and measurements. Furthermore, the formula allows
the investigation of the frequency dependence of the via-plate
capacitance, which is not possible with quasi-static methods.
Index Terms—Analytical formula, Green’s function in a coaxial
cavity, multilayer package/printed circuit board (PCB), signal in-
tegrity, via-holes, via-plate capacitance.
I. INTRODUCTION
V IAS ARE one of the common structures used in mul-tilayer packages or printed circuit boards (PCBs) to
connect signal traces residing on different layers [1]–[4].
High-speed currents along vertical vias can excite parallel-plate
waveguide modes between power/ground plates of a power
distribution network. This may cause serious power integrity
concerns and significant coupling to adjacent vias. Therefore,
a simple, yet accurate model for via-plane interactions is
highly desirable for analysis and design of high-speed and
high-density multilayer interconnects.
The propagation characteristics of a via-hole have been in-
vestigated using full wave methods such as the finite difference
time domain (FDTD) [5] and method of moments (MoM) [6].
On the other hand, a -type lumped-circuit model, consisting
of two excess capacitances and one excess inductance, is usu-
ally employed for a via-hole in a plane [7]. The quasi-static inte-
gral-equation method is widely used to extract the excess capac-
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itances [7]–[11]. Analytical solutions are also proposed to cal-
culate the excess capacitance for a via in a multilayered media
[12]. In addition, microwave network theory is developed in [13]
to construct a single via model in plate pair structures and then
extended to coupling analysis between two vias [14].
Recently, a novel full-wave method based on the Foldy–Lax
multiple scattering method has been proposed to obtain an
admittance matrix for many vias in parallel-plate structures [4],
[15]–[17]. In the Foldy–Lax method, the boundary conditions
on vias are rigorously satisfied, but those counterparts along the
plate pair edges are difficult to be enforced. While the perfect
electric conductor (PEC) boundary can be modeled by densely
distributed stitching vias, the Foldy–Lax method is hard to
handle the perfect magnetic conductor (PMC) boundary, a
popular approximation adopted for sidewalls of power/ground
planes [18]–[22]. This makes the method be restricted to either
infinite or finite circular plate pair structures [15].
Different from the full-wave Foldy–Lax method, a physics-
based model is proposed to combine the lumped circuit of vias
with the impedance of the plate pair [23]–[26]. Due to the sep-
aration of vias and the plate pair, this model can treat an arbi-
trary shaped plate pair. Based on physical intuition, a simple
(perhaps too simple) via lumped circuit is used, which con-
tains a shorting circuit for the via barrel and two via-plate ca-
pacitances to take into account the displacement currents be-
tween the via and two plates. Simulation and measurements in
[23]–[25] have demonstrated the feasibility of the physics-based
via-plane model, although the boundary condition on vias has
not been rigorously addressed. The purpose of this paper is to
derive an analytical formula using electromagnetic (EM) anal-
ysis for the evaluation of the via-plate capacitances, which have
been calculated by numerical methods in previous publications
[23]–[25]. It should be pointed out that the via-plate capacitance
studied herein is different from the above-mentioned excess ca-
pacitances of via-holes in [7]–[11]. They correspond to different
via transition structures. The via-plate capacitances are for vias
crossing at least one plate pair, while the excess capacitances
are parasitics for vias crossing a single plate from one side to
the other. The field distributions in the two structures are quite
different. For vias crossing only a single plane, there is no ref-
erence plane change for traces.
The top part of Fig. 1(a) shows a schematic of a via in a mul-
tilayer plane structure. The entire structure can be viewed as a
special coaxial line that the inner conductor is the via itself and
the multilayer parallel plates construct the deformed outer con-
ductor. While the signal current flows through the via, the mul-
tilayer parallel plates provide its return path. The bottom part
of Fig. 1(a) shows the geometry of one of the parallel-plate pair
0018-9480/$25.00 © 2008 IEEE
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Fig. 1. (a) Via in a multilayer parallel-plate structure, and the geometry of
the via and Plate-pair 3/4. (b) Equivalent circuit model for Plate-pair 3/4 as an
example in a cascaded -circuit model for a via in a multilayer parallel-plate
structure.
comprised of Plate 3 and Plate 4. The radii of the antipad (the
hole in metal plate), and the plate thickness of Plate 3 and Plate
4 are denoted as , and , , respectively. The separation of
the plate pair or the height of the via portion between the plates
is . The via barrel is embedded in the dielectrics with a relative
permittivity of and the via radius is denoted as .
In the via/plate-pair structure shown in Fig. 1(a), a field of the
TEM coaxial mode in the antipad of Plate 3 is converted to the
parallel-plate modes in the plate pair, and then converted
back into the coaxial mode in the antipad of Plate 4. According
to the physical model proposed in [23] and [24], a corresponding
equivalent circuit model for Plate-pair 3/4 is given in Fig. 1(b).
To facilitate the following description, the via-plate capacitance
in [23] and [24] is divided into two parts: the coaxial and the
barrel-plate capacitances. The coaxial capacitances due to the
finite plate thickness are denoted as and . In addition,
and are used to represent the capacitances between the
via barrel to Plates 3 and 4, respectively. The following sections
will show that these via barrel-plate capacitances are due to the
higher order parallel-plate modes. On the other hand, the
impedance of the plate pair characterizes the return path
impedance of the plate pair for the dominant or propagating par-
allel-plate mode.
The impedance of a plate pair, , has been extensively
studied by various methods. The cavity model with a segmen-
tation method is the most popular approach adopted thus far
[18]–[22]. However, very little research has been devoted to the
evaluation of the via-plate capacitances, which includes both the
coaxial (e.g., and ) and the barrel-plate capacitances
(e.g., and ).
This paper presents an analytical expression for the via
barrel-plate capacitances (an analytical expression for the
coaxial capacitances is already known and will be introduced
in Section II). The Green’s function is first derived for a con-
centric magnetic ring current in a general bounded coaxial
cavity with various inner or outer boundaries such as the PEC,
PMC, and nonreflective surface or perfectly matched layer
(PML). The Green’s function is expressed as a summation of
all the modes of the parallel-plate waveguide in which
multiple scattering of cylindrical waves between inner and
outer walls have been taken into account. The presence of the
outer boundary in a via model makes this paper different from
the previous analytical efforts given in [13]. The outer boundary
helps separate the via model itself from the impedance of the
plate pair while [13] does not differentiate the models of the
vias and plate pair.
The general bounded coaxial cavity is excited with the mag-
netic frill currents that are obtained from the coaxial TEM mode
in the antipad apertures. This TEM mode assumption is com-
monly adopted [27], [28]. The magnetic field in the general
bounded coaxial cavity can be obtained by the convolution of
the magnetic frill currents with the derived Green’s function.
This enables the calculations of the vertical currents along the
via. As shown later, the vertical currents on the top and bottom
plates of each via portion are different. According to the cur-
rent continuity principle, the displacement currents between the
via barrel and the plates contribute to the difference of these
two currents. Based on this observation, the barrel-plate capaci-
tances are derived analytically in terms of the higher order
modes. As the separation of the parallel plates is normally elec-
trically small, these higher order modes decay rapidly in the ra-
dial direction from the via. Further investigation proves that the
analytical formula converges quickly with very few summation
terms of the higher order modes. Thus, this approach is more ef-
ficient than any numerical method and can be easily integrated in
a circuit simulator. Furthermore, the analytical formula can pro-
vide the frequency-dependent properties of the via barrel-plate
capacitance, which is beyond the capability of any quasi-static
method.
II. GENERAL BOUNDED COAXIAL CAVITY
AND THE MAGNETIC FRILL CURRENT
To derive the analytical formula for the barrel-plate capaci-
tance of a via, a plate pair is considered here as shown in Fig. 2.
The radii of the via and antipad are denoted as and , respec-
tively. The separation of the plate pair is represented as . An
outer circular wall is introduced to help the investiga-
tion of the attenuation of the higher order parallel-plate modes.
The boundary condition on this outer wall can be PEC, PMC,
Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore.  Restrictions apply.
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Fig. 2. Excitation of magnetic frill current in a bounded coaxial cavity.
or nonreflective PML. Therefore, the structure under investiga-
tion ( and ) becomes a general bounded
coaxial cavity.
The magnetic frill current in the antipad aperture in the
plate is considered first. Here, an assumption is adopted
that only the dominant coaxial TEM mode is considered in the
antipad aperture. This is justified by the fact that the cutoff wave-
length of the higher order -modes of a coaxial waveguide can
be approximated as [29]
(1)
where integer is the higher coaxial mode index.
Normally is less than 20 mil in practical designs. Thus, for
the first higher mode , the cutoff wavelength is about 40
mil, i.e., the cutoff frequency is about 300 GHz, well beyond 40
GHz, the maximum frequency of interest in this paper. There-
fore, all the higher order coaxial modes are neglected herein.
In addition, [27] and [28] have also indicated that the TEM ap-
proximation for a coaxial probe provides accurate results over a
wide range of parameters, presenting additional justification of
the assumption.
The TEM coaxial mode assumption in the antipad aperture
results in the expression of the magnetic frill current as
(2)
where is the voltage between the via and antipad, and
is a Dirac’s delta function.
With the TEM assumption, the calculation of the coaxial ca-
pacitance between the via and plate, due to the finite thick-
ness of the plate, is
(3)
where is the plate thickness and is the relative permittivity
of the dielectrics in which the via is embedded.
III. GREEN’S FUNCTION IN A BOUNDED COAXIAL CAVITY
FOR A CONCENTRIC MAGNETIC RING CURRENT
To obtain the fields excited by the magnetic frill current ,
the Green’s function for a concentric magnetic ring current
needs to be derived first for the general bounded coaxial cavity,
as shown in Fig. 2. The Green’s function of a magnetic ring
current in an unbounded parallel-plate waveguide is given as
[30]
(4)




and , denote the first-order Bessel function of the
first kind and the first-order Hankel function of the second kind,
respectively, and are the observation and source points, and
(7)
is the radial wavenumber of the mode in a parallel-plate
waveguide.
To extend (4) to a general coaxial cavity bounded by the inner
and outer boundaries at and in a parallel-plate
waveguide, as shown in Fig. 2, reflection coefficients for any
mode are introduced with different boundary conditions
at the boundaries of and as
(8)
(9)
For a metal via, note that only PEC boundary should be used for
the boundary. By considering multiple scattering of all
the modes between the two boundaries
at and , the Green’s function for a magnetic ring
current in a bounded coaxial cavity can be derived as
(10)
where the radial function is changed into
(11)
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Note that (10) can be simplified to (4) if both the inner and
outer boundaries do not exist, i.e., they are nonreflective PML
boundaries ( and ).
IV. VIA BARREL-PLATE CAPACITANCE FORMULATION
The magnetic field in the bounded coaxial cavity due to the
magnetic frill current can be obtained by the following con-
volution [30]:
(12)




The magnetic field expressions derived above are reduced to
[30, eq. (25)] for the unbounded parallel-plate pair when
and are used.
The electric current flowing on the via surface can be ex-
pressed as
(15)
Substituting (14) into (15) and using ,
yields
(16)
Fig. 3. Displacement current I and the vertical current I generated by the
magnetic frill current M (z = 0) at the bottom (z = 0) and top (z = h) end
of the via in a plate pair.
in which the Wronskian identity
is employed. Thus the vertical
current (16) includes the currents of all the modes. It is
worth noting that (16) is consistent with [4, eqs. (6) and (7)]
in the case of . This further validates the Green’s
function derived in (10).
Suppose the magnetic frill current is located on the
bottom plate of the plane, as shown in Fig. 3. The ver-
tical currents along the via caused by can then be obtained
from (16) as
(17)
A careful observation from (17) found that the vertical current
at the bottom end of the via, , and the vertical current
at the top end of the via, , are different. The difference
can be accounted for by the displacement current from the via
barrel to the metal plate at , as illustrated in Fig. 3. Thus,
we have
(18)
Substituting (17) into (18) yields
(19)
The via barrel-plate capacitance can be defined as
(20)
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Fig. 4. Computational domain for the via-plate capacitance using electrostatic
numerical methods.
Therefore, from (19), the analytical expression for the via barrel-
plate capacitance is derived as
(21)
where denotes the number of modes used in the actual calcu-
lations. The convergence of (21) with , as well as other prop-
erties of the expression will be discussed later.
It should be noted that the via barrel-plate capacitance be-
tween the via and top plate can be similarly derived using a mag-
netic frill current in the plate. It can be shown that the
via barrel-plate capacitance has the same analytical expression
as (21).
V. VIA-PLATE CAPACITANCE CALCULATION
Although the via barrel-plate capacitance, combined with the
coaxial capacitance, is enough to build the circuit model of a
via in a parallel-plate pair, as shown in Fig. 1(b), a via-plate
capacitance concept is further used to validate the barrel-plate
capacitance formula (21). In [24] and [25], the via-plate capac-
itance associated with a specific plate is defined in the region
bounded by two PMC boundaries placed in the middle of the
two adjacent plates. As an example, Fig. 4 gives the via-plate
capacitance domain associated with a plate. The dashed bound-
aries are specified as PMC, which are required by numerical
methods to calculate the via-plate capacitance. This section dis-
cusses the relationship of the via-plate capacitance and the via
barrel-plate and the coaxial capacitances so that analytical for-
mula (21) can be validated.
According to the assumption of the TEM mode in the antipad
aperture, the via-plate capacitance in the capacitance domain
shown in Fig. 4 contains three parts, i.e.: 1) the coaxial capaci-
tance and two barrel-plate capacitances and .
Without losing generality, the structure shown in Fig. 5 is
studied. The following discussion will demonstrate that the
barrel-plate capacitance, denoted as in this structure, is
exactly the same as the barrel-plate capacitance , shown in
Fig. 2, which can be evaluated using (21).
Fig. 5. Via barrel-plate capacitance with half via height and the PMC boundary.
Fig. 6. Vertical currents excited by frill magnetic currentsM andM located
at the bottom and the top of a via.
Fig. 6 shows the bottom magnetic frill current and
its image counterpart at . This satisfies the PMC
boundary condition at the plane. According to (2), the
image frill magnetic current can be expressed as
(22)
Replacing in (16) with and , the vertical cur-
rent generating by the magnetic frill current is
(23)
Therefore, the vertical current at the bottom end of the via
excited by both and can be obtained by adding (17)
and (23) together and setting
(24)
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The total vertical current at the bottom end of the via is
not zero. As shown in Fig. 6, must be accounted for by the
displacement current from the barrel to the plate in order to sat-
isfy the current continuity condition. Note that this displacement
current is exactly the same as the displacement current given in
(19). This proves that the barrel-plate capacitance , as shown
in Fig. 5, is the same as the barrel-capacitance derived in the
previous section. The analytical expression of the barrel-plate
capacitance (21) can then be used to evaluate the via-plate ca-
pacitance defined in Fig. 4 as
(25)
where is the coaxial capacitance due to the finite thickness
of the metal plate using (3); and are upper and bottom





Note that the full height or is used in (26), although the
half heights and are depicted in Fig. 4 for the compu-
tational domains of barrel-plate capacitances using numerical
methods.
VI. VALIDATION AND NUMERICAL RESULTS
The analytical formula (25) of the via-plate capacitance, eval-
uated by both (3) and (21), is first validated with electrostatic
numerical methods. Table I presents the comparisons of the via-
plate capacitances obtained by the Q3D Extractor (Ansoft Cor-
poration, Pittsburgh, PA) in [23], the CST EM Studio Electro-
Static solver, and those by (25) using in (21). The dif-
ferences between the analytic formula and those electrostatic
solvers are only a few femtofarads. The computational time
using CST EM Studio and the analytical formula are also listed
in Table I (on a PC with a genuine Intel 3391-MHz CPU and
2-GB memory). As expected, the analytical formula takes a frac-
tion of second (using MATLAB code) to evaluate the via-plate
capacitance, while the numerical solver costs several hundred
seconds.
The analytical formula of the via-plate capacitance is also
validated with measurements. Fig. 7(a) and (b) shows the top
and side views of a test board geometry. It contains eight
power/ground square plates with a side length of 9.144 mm
(360 mil). Stitch vias along the boundaries of these plates
construct seven cascaded cavities with PEC sidewalls. A via
is located at mm of the board from the lower
left corner to connect the two striplines in the top and bottom
TABLE I
COMPARISON OF THE VIA-PLATE CAPACITANCE VALUE CALCULATED BY
ELECTROSTATIC SOLVERS Q3D [23], CST EM STUDIO, AND THE
ANALYTICAL FORMULA (25) (h = h = 0:2286 mm (9 mil),
t = 0:0254 mm (1 mil), " = 3:84
Fig. 7. Test geometry with a via of a = 0:1270 mm (5 mil), b = 0:3810mm
(15 mil) in a stack up with h = 0:3048 (12 mil), h = 0:2032 mm (8 mil),
L = W = 9:144 mm (360 mil), and x = y = 3:937 mm (155 mil).
(a) Top view. (b) Side view of the stack up and its equivalent-circuit model for
simulation.
plate pair. The separations of the different plate pair are
mm and mm, as shown in Fig. 7(b).
All dielectric layers have a dielectric constant of 3.5 and a loss
tangent of 0.02. There are three different via-plate capacitances
as fF, fF, and fF obtained by
the analytical formula (25). Fig. 7(b) also shows the cascaded
equivalent circuits based on the physical via-plate model [23],
[24]. Note that each stripline is modeled by two microstrip
lines, as proposed in [24]. The circuit model is analyzed using
the Advanced Design System (ADS), a circuit simulator from
Agilent Technologies, Palo Alto, CA.
The -parameters of the test case were measured using Ag-
ilent Technologies’ vector network analyzer (VNA) E8364A
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Fig. 8. (a) Comparison of return loss with or without including via-plate ca-
pacitances with the measurement results. (b) Impedance of one of the plate pair
of stack-up structure (height: 0.3048 mm).
with a frequency band from 45 MHz to 50 GHz. The microwave
probes used were made by GGB Industries Inc., Naples, FL,
model 40A G–S and S–G with a 225- m pitch. The short-open-
load-thru (SOLT) calibration was conducted using a CS-14 cal-
ibration substrate, also made by GGB Industries Inc.
Fig. 8(a) shows the impact of the via-plate capacitances on
return loss and the comparison of the simulation and measure-
ment results. Obvious difference can be observed if the via-plate
capacitances are not considered in the circuit model. After the
via-plate capacitances are added, a good agreement is found be-
tween the measurement and simulation. The discrepancies at the
frequencies higher than 20 GHz are possibly due to the signal
launch that has not completely accounted for in the measure-
ment and the trace-to-via discontinuities that are not included in
the modeling. Fig. 8(b) provides the impedance profile of one of
the plate pair ( ) using [24, eq. (1)]. It can be seen that the
peaks of are correlated to the peaks of the return loss.
Fig. 9. Comparison of the simulations of transmission coefficient with/without
the via-plate capacitances with the measurements. (a) Amplitude of S .
(b) Phase of S .
Fig. 9(a) and (b) presents the comparison of the simulation
and measurement results of the amplitude and phase of the trans-
mission coefficient between the two ports at the ends of
stripline traces. Again, it can be clearly seen that the simula-
tion result without including the effect of the via-plate capaci-
tances, shown as the dotted line, significantly deviates from the
measurement, especially at high frequencies. On the other hand,
the circuit model with the via-plate capacitances, shown as the
dashed line, agrees very well with the measurement for both the
amplitude (no more than a couple of decibels difference when
the frequency is up to 20 GHz) and phase (no obvious differ-
ence up to 27 GHz) of the transmission coefficient. This further
demonstrates that the via-plate capacitances cannot be neglected
in the analysis of a multilayer structure.
The results given in Table I, as well as Figs. 8 and 9, validate
the accuracy of the analytical expression of the via-plate capac-
itance. Fig. 10 shows the rapid convergence of the barrel-plate
capacitance value with the increase of the modes used in (21).
Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore.  Restrictions apply.
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Fig. 10. Convergence of the barrel-plate capacitance in (21) with the increase
of the mode number N .
Fig. 11. Impact of the different radii of the outer boundaries on the via barrel-
plate capacitance in (21). (a) h = 0:4572 mm (18 mil). (b) h = 0:2286 mm
(9 mil) (a = 0:1016mm (4 mil), b = 0:3556mm (14 mil), " = 3:84).
This demonstrates that the analytical formula is much more
computationally efficient than numerical solutions.
The via height or separation of plane pair has a direct impact
on the decay rate of the higher order modes. Fig. 11(a) presents
Fig. 12. Frequency-dependence of the via-plate capacitance in (25) with dif-
ferent via height (a = 0:1016 mm (4 mil), b = 0:3556 mm (14 mil), t =
0:0254 mm (1 mil), " = 3:84).
the convergence of (21) with different radii and boundary con-
ditions. In this example, the via height is larger than the ra-
dius of via antipad. It can be seen that with the increase of the
outer boundary radius , the via barrel-plate capacitances ex-
tracted by (21) for either PMC or PEC outer boundaries con-
verge to that obtained for nonreflective PML boundary. The
outer boundary condition has little impact on the barrel-plate
capacitance evaluation when is greater than . Fig. 11(b)
shows another example geometry where the via antipad radius is
larger than the via height. Similarly, the boundary condition of
outer boundary has a negligible impact on the evaluation of
the barrel-plate capacitance when is greater than . This
is because the higher order modes excited by the mag-
netic frill currents decay rapidly in the radial direction in the
parallel-plate waveguide. In this special case, when the condi-
tion is satisfied, all the higher order modes
can be neglected at the outer boundary.
The introduction of outer boundary in (21) provides an easy
way to judge whether higher order modes are required to model
coupling between two adjacent vias. In practical designs, when
the via structures are the same, the distance between two vias
is at least two times their antipad radii in most of the cases.
This implies that, in these cases, only the dominate mode, i.e.,
, is needed to determine the mutual via coupling. This jus-
tifies the via circuit model shown in Fig. 1(b), where each via
is modeled individually and the mutual coupling is included in
the parallel-plate impedance that only considers the dom-
inant mode. However, when the separation of two adja-
cent vias, namely, , is small enough that the barrel-plate ca-
pacitance cannot converge with different boundary conditions
at , the via coupling cannot be accurately described by
the circuit model shown in Fig. 1(b). Then multiple scattering of
the higher order modes must be considered by a more rigorous
method such as the Foldy–Lax multiple scattering method [4],
[15]–[17].
Fig. 12 shows the frequency-dependent via-plate capaci-
tances for different via heights or separations of the plate pair. It
can be seen that smaller via height results in weaker frequency
dependence. In the case of a via height of 0.6096 mm (24 mil),
the via-plate capacitance increases from 95 fF at 10 GHz to
Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore.  Restrictions apply.
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Fig. 13. Barrel-plate capacitance versus via height with a fixed antipad radius
(b = 0:25 mm, " = 3:84).
Fig. 14. Barrel-plate and coaxial capacitances versus the via radius with fixed
antipad radius and via height (b = 0:8 mm, h = 0:254 mm, t = 0:0254mm,
" = 3:84).
more than 195 fF at 100 GHz. Therefore, when the via height is
large, the via-plate capacitance cannot be viewed as a constant
value at high frequencies. A frequency-dependent capacitance
must be adopted to ensure the accuracy of the circuit model.
This is one of the main advantages of the analytical formula
over a quasi-static approach. Note that the coaxial capacitance
in (3) does not change with frequencies. Thus, the frequency
dependence in the via-plate capacitance is solely caused by the
barrel-plate capacitance in (21).
Fig. 13 shows the via barrel-plate capacitance versus via
height. It indicates that the via barrel-plate capacitance in-
creases monotonically with the via height, and, in the case of
the same antipad radius, a larger via radius leads to a larger
capacitance.
Fig. 14 compares the barrel-plate capacitance by (21) and
the coaxial capacitance by (3) with the increase of the via
radius. It can be seen that with the fixed antipad radius and via
height, these capacitances increase steadily. Although the per
unit length coaxial capacitance is larger than its barrel-plate
counterpart, the barrel-plate capacitance is larger than the
coaxial capacitance since the via height is usually much larger
than the plate thickness.
Finally, it is worth mentioning that, in this paper, only one
signal via is illustrated in a multilayer plate pair structure.
However, as already demonstrated in [23] and [24], the via
circuit model can be easily extended into multiple via cases.
The impedance of plate pair then becomes an
matrix if there are vias in the plate pair. These vias can be
either signal vias or power/ground vias. The impedance matrix
not only acts as a return path for each via, but also takes
into account the via coupling among different vias due to the
propagating mode.
When vias are placed extremely close to each other, the higher
order modes are not contained in a local region adjacent
to each via any more. They could result in the coupling among
the vias that is not considered in the via circuit model in [23]
and [24].
VII. CONCLUSION
By introducing the reflection coefficients for the cylindrical
waves from the inner and outer boundaries, the Green’s func-
tion for a concentric magnetic ring current in a general bounded
coaxial cavity is first derived as a summation of all the
modes in a parallel-plate waveguide. The Green’s function is
valid for any general inner and outer boundaries with PEC/PMC
or nonreflective PMLs. Previous studies have demonstrated that
the TEM mode in a coaxial geometry is a good approximation
for the tangential electric field in the antipad of a via. Based on
this approximation, the vertical currents along the via can be ob-
tained through the convolution of the magnetic frill current with
the derived Green’s function. By enforcing current continuity,
a displacement current from the via barrel to the metal plate is
obtained. Thus, an analytical formula is found based on the dis-
placement current to calculate the via barrel-plate capacitance,
which is expanded as a summation of all the odd modes.
The analytical formula has been validated by the comparisons
with quasi-static numerical solvers, as well as the measurement
of a multilayer test board. The formula is demonstrated to be
computationally efficient as only tens of the higher order modes
are required to achieve a convergence. This is due to the fact that
as the separation of the power/ground plates is electrically small,
the higher order modes decay rapidly along the radial di-
rection of a via. This also explains the fact that the via capac-
itance converges quickly with the increase of the radius of the
outer boundary no matter which type of boundary condition is
applied. In addition, the analytical formula gives the frequency
dependence of the barrel-plate capacitance. Studies show that
the frequency dependence of the barrel-plate capacitance has to
be included for large via heights at high frequencies. This helps
validate the frequency limitations of a via circuit model. The
analytical formula for the via-plate capacitance is more conve-
nient than any numerical methods in terms of its compatibility
with circuit simulators.
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